Title

Implementation of a Redundant Binary Input Acceptable Multiplier

Author(s)

Guoping Wang

Document Type

Presentation

Presentation Date

2007

Conference Name

2007 IEEE International Conference on Electro/Information Technology

Source of Publication

2007 IEEE International Conference on Electro/Information Technology Proceedings

Inclusive pages

323-326

Keywords

digital signal, processing chips, logic arrays, multiplying circuits, redundant number systems, wang

Disciplines

Engineering

This document is currently not available here.

Share

COinS