

Indiana University – Purdue University Fort Wayne
Opus: Research & Creativity at IPFW

Computer and Electrical Engineering Technology &
Information Systems and Technology Senior Design
Projects

School of Engineering, Technology and Computer
Science Design Projects

12-1986

80MHz to 120 MHz Phase Locked Loop

Daniel D. McDonald

Indiana University - Purdue University Fort Wayne

Follow this and additional works at: http://opus.ipfw.edu/etcs_seniorproj



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

Opus Citation

Daniel D. McDonald (1986). 80MHz to 120 MHz Phase Locked Loop.
http://opus.ipfw.edu/etcs_seniorproj/191

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact admin@lib.ipfw.edu.

Senior Design Project Phase 2

80Mhz to 120Mhz Phase Locked Loop

by

Daniel D. Mc Donald

Table of Contents

	Page
Introduction	1
Two Modulus Prescaler	1
Phase Loop Analysis	4
Theory of Operation	6
Conclusion	8
Phase Locked Loop Design Calculation	9
100KHZ Trap and Low Pass Filter Design	11
References	12
Frequency Spectrum	13
Phase Locked Loop Schematic	15

List of Illustrations

	Page
Frequency Synthesis by Prescaling	1
Frequency Synthesis by Two - Modulus Prescaling	3
Phase Locked Loop Analysis	4
Type 2 Second Order Step Response	9
Frequency Spectrum	13

Appendix

	Tab
MC12513	A
MC12514	B
MC4344	C
54LS190	D
MC1648	E
2N918	F