

**Indiana University – Purdue University Fort Wayne**  
**Opus: Research & Creativity at IPFW**

---

Computer and Electrical Engineering Technology &  
Information Systems and Technology Senior Design  
Projects

School of Engineering, Technology and Computer  
Science Design Projects

---

12-5-1983

# A Continuity Verification System

Shawn M. Downey

*Indiana University - Purdue University Fort Wayne*

Follow this and additional works at: [http://opus.ipfw.edu/etcs\\_seniorproj](http://opus.ipfw.edu/etcs_seniorproj)



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

---

## Opus Citation

Shawn M. Downey (1983). A Continuity Verification System.  
[http://opus.ipfw.edu/etcs\\_seniorproj/516](http://opus.ipfw.edu/etcs_seniorproj/516)

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact [admin@lib.ipfw.edu](mailto:admin@lib.ipfw.edu).

# **SENIOR DESIGN**

## **TECHNICAL REPORT**

for

A CONTINUITY VERIFICATION SYSTEM


---

title

in partial fulfillment of the requirements

for the degree of

### **BACHELOR OF SCIENCE**



presented to the

**ELECTRICAL ENGINEERING TECHNOLOGY FACULTY**

**INDIANA UNIVERSITY-PURDUE UNIVERSITY AT FORT WAYNE**

DECEMBER 5, 1983

date

by

SHAWN M. DOWNEY

GRADE: \_\_\_\_\_

APPROVED: \_\_\_\_\_

## ABSTRACT

The Continuity Verifier is a piece of Automated Test Equipment (ATE) used to aid the production flow by screening wire harnesses of any configuration. This device will check the harnesses for shorts and opens by comparing them to a known good unit. If a nonconformance is detected, this device will halt and display information necessary to assist the troubleshooter in finding and correcting the problem.

## CONTENTS

ACKNOWLEDGMENTS . . . . .	1
ABSTRACT . . . . .	2
INTRODUCTION . . . . .	5
BACKGROUND INFORMATION . . . . .	6

### NON-TECHNICAL ATTRIBUTES

GENERAL DESCRIPTION . . . . .	9
Introduction . . . . .	9
Programming Principle . . . . .	11
Directions for Operation . . . . .	13
Interpretation of Failure Codes . . . . .	14
Summary of Specifics . . . . .	14

### TECHNICAL ATTRIBUTES

THEORY OF OPERATION . . . . .	16
Introduction . . . . .	18
The Counter . . . . .	19
The Demultiplexers . . . . .	22
The Drivers . . . . .	25
The Comparitors and Summing Array . . . . .	28
The Control Section . . . . .	28
MISCELLANEOUS PERIPHERALS . . . . .	34
CONSTRUCTION . . . . .	36
SUGGESTED IMPROVEMENTS OF EXISTING DESIGN . . . . .	39
CLOSING COMMENTS . . . . .	42
BIBLIOGRAPHY . . . . .	43
APPENDIX . . . . .	44
A. SCHEMATICS . . . . .	44

## LIST OF ILLUSTRATIONS

Figure 1: Front Panel Layout . . . . .	10
Figure 2: Schematic Diagram of UUT . . . . .	14
Figure 3: System Block Diagram . . . . .	17
Figure 4: Demultiplexer Function Table . . . . .	21
Figure 5: Driver Function Table and Layout . . . . .	23
Figure 6: Comparitor Function Table and Layout . . . . .	26
Figure 7: Control Section Block Diagram . . . . .	29
Figure 8: Start Circuitry . . . . .	31
Figure 9: System Current Requirements . . . . .	34
Figure 10: Wire-wrap Board Layout . . . . .	36