

Indiana University – Purdue University Fort Wayne
Opus: Research & Creativity at IPFW

Computer and Electrical Engineering Technology &
Information Systems and Technology Senior Design
Projects

School of Engineering, Technology and Computer
Science Design Projects

4-25-1983

A 60 Hz and Harmonic Distortion Eliminator

Wayne J. Marzotto

Indiana University - Purdue University Fort Wayne

Follow this and additional works at: http://opus.ipfw.edu/etcs_seniorproj



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

Opus Citation

Wayne J. Marzotto (1983). A 60 Hz and Harmonic Distortion Eliminator.
http://opus.ipfw.edu/etcs_seniorproj/476

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact admin@lib.ipfw.edu.

SENIOR DESIGN

TECHNICAL REPORT


for

A 60-Hz and Harmonic Distortion Eliminator

in partial fulfillment of the requirements

for the degree of

BACHELOR OF SCIENCE



presented to the

ELECTRICAL ENGINEERING TECHNOLOGY FACULTY

INDIANA UNIVERSITY-PURDUE UNIVERSITY AT FORT WAYNE

April 25, 1983

by

Wayne J. Marzotto

GRADE: _____

APPROVED: _____

ABSTRACT

The 60 hz and Harmonic Distortion Eliminator is a device which will remove 60 hz and it's harmonics distortion from an electrical signal.

TABLE OF CONTENTS

Abstractii
Table of figures	iv
I INTRODUCTION	1
A Background	1
B Statement of Problem	2
C Plan of Procedure	3
II THEORY OF OPERATION	4
A Block Diagram	4
B Circuit Theory	6
III System Development	8
A Circuit Timing	8
B Data Conversion	11
C Data Storage	18
D Data Addition	21
IV CONCLUSION	24
BIBLIOGRAPHY	25

LIST OF FIGURES

Figure 1: Block diagram of the 60 hz and harmonic distortion eliminator. 4

Figure 2: Circuit diagram for the 60 x 1024 hz clock 9

Figure 3: Circuit diagram of the circuit timing generators. 10

Figure 4: Timing pulses and calculations 12

Figure 5: Sample/Hold and A/D conversion circuit diagram . . 13

Figure 6: Data latches and D/A conversion circuitry 16

Figure 7: Data storage circuit diagram 19

Figure 8: Timing pulses of address lines. 20

Figure 9: Circuit diagram of circuit addition 23

Table A: Input and output values for the A/D conversion . . 15

Table B: D/A values with 4 LSBs set low 17

Table C: D/A values with 4 LSB set high 17