

Indiana University – Purdue University Fort Wayne
Opus: Research & Creativity at IPFW

Computer and Electrical Engineering Technology &
Information Systems and Technology Senior Design
Projects

School of Engineering, Technology and Computer
Science Design Projects

4-24-1981

The Digital Program Delay

Nicholas P. Skochinsky

Indiana University - Purdue University Fort Wayne

Follow this and additional works at: http://opus.ipfw.edu/etcs_seniorproj



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

Opus Citation

Nicholas P. Skochinsky (1981). The Digital Program Delay.
http://opus.ipfw.edu/etcs_seniorproj/434

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact admin@lib.ipfw.edu.

SENIOR DESIGN

TECHNICAL REPORT

for

THE DIGITAL PROGRAM DELAY

title

in partial fulfillment of the requirements

for the degree of

BACHELOR OF SCIENCE



presented to the

ELECTRICAL ENGINEERING TECHNOLOGY FACULTY

INDIANA UNIVERSITY-PURDUE UNIVERSITY AT FORT WAYNE

APRIL 24, 1981

date

by

NICHOLAS P. SKOCHINSKY

GRADE: _____

APPROVED: _____

ABSTRACT

The Digital Program Delay is a digital based system which takes recorded music and simulates (in conjunction with a home stereo) a live performance environment within the home.

The system combines analog and digital circuitry to delay and recirculate the program material to the listening area. A striking resemblance to the live performance occurs.

TABLE OF CONTENTS

	Page
ABSTRACT.....	ii
ACKNOWLEDGEMENTS.....	iii
LIST OF ILLUSTRATIONS.....	v
Section	
I. INTRODUCTION.....	1
II. DESIGN PHILOSOPHY.....	4
a. Conversion Rate.....	4
b. Noise Suppression.....	5
III. DESIGN PROCEDURE.....	7
a. Block Diagram.....	7
b. Timing Block.....	9
c. Input Filter.....	13
d. Analog To Digital Converter.....	15
e. Random Access Memory.....	18
f. Memory Address Selector.....	19
g. Data Latch.....	21
h. Digital To Analog Converter.....	22
i. Output Filter.....	24
j. Power Supply.....	25
IV. SUMMARY.....	26
BIBLIOGRAPHY.....	27
APPENDIXES.....	28
Appendix A: Proposal.....	29
Appendix B: Data Sheets.....	35
Appendix C: Parts List.....	49
Appendix D: Schematic.....	51

LIST OF ILLUSTRATIONS

Figure		Page
1-1	REFLECTIVE CHARACTERISTICS OF A ROOM.....	2
2-1	TABLE OF THE NUMBER OF SAMPLES FOR VARIOUS FREQUENCIES.	4
3-1	BLOCK DIAGRAM OF THE DIGITAL PROGRAM DELAY.....	8
3-2	FLOWCHART DESCRIBING THE SEQUENCE OF EVENTS FOR THE DIGITAL PROGRAM DELAY.....	9
3-3	TIMING DIAGRAM.....	10
3-4	TIMING BLOCK.....	12
3-5	2-STAGE INPUT FILTER.....	14
3-6	COMPRESSION OF THE INPUT SIGNAL.....	15
3-7	SUCCESSIVE APPROXIMATION A/D CONVERTER.....	17
3-8	PARTIAL SCHEMATIC FOR THE 4K x 8 BIT RAM.....	19
3-9	MEMORY ADDRESS SELECTOR.....	20
3-10	DATA LATCH.....	21
3-11	EXPANSION OF THE OUTPUT SIGNAL.....	22
3-12	DIGITAL TO ANALOG CONVERTER.....	23
3-13	OUTPUT FILTER.....	24
3-14	POWER SUPPLY FOR THE DIGITAL PROGRAM DELAY.....	25